11) Publication number:

0 576 001 A1

(2)

EUROPEAN PATENT APPLICATION

(21) Application number: 93110092.9

(i) Int. Cl.5: H01L 29/06

② Date of filing: 24.06.93

② Priority: 24.06.92 JP 165908/92 14.06.93 JP 141788/93

② Date of publication of application: 29.12.93 Bulletin 93/52


Designated Contracting States:
DE FR GB


Applicant: Kabushiki Kaisha Toshiba 72, Horikawa-cho Saiwai-ku Kawasaki-shi(JP) Inventor: Endo, Koichi, c/o Intell.Property Div.
 Kabushiki Kaisha Toshiba
 1-1 Shibaura 1-chome
 Minato-ku, Tokyo 105(JP)

Representative: Lehn, Werner, Dipl.-Ing. et al Hoffmann, Eitle & Partner,
Patentanwälte,
Postfach 81 04 20
D-81904 München (DE)

- Power semiconductor integrated circuit device with uniform electric field distribution.
- There is provided a power semiconductor integrated circuit device without lowering a breakdown voltage of a pn junction located below a wiring layer to which a high voltage is applied. The device includes an N-type semiconductor substrate (11) which is provided with an N+type region (12) and a P+type region (13) to form, for example, a lateral diode. An insulating film (14) is formed over the

substrate surface, on which a wiring layer (15) is provided so as to be connected to the N⁺-type region (12) and to pass through the P⁺-type region (13). A film resistor (17) connected between the N⁺-type region (12) and the P⁺-type region (13) is formed in the insulating film (14) so as to be crossed by the wiring layer (15) at least orice.





EP 0 576 001 A1

30

35

45

50

Th present invention relates to a power semiconductor integrated circuit device, and more particularly, to a pow r semiconductor integrated circuit device without being affected by a voltag applied to a wining layer.

Lateral semiconductor devices such as FRDs (Fast Recovery Diod), power bipolar transistors, power MOS transistors, and IGBTs, to which a high voltage is applied, have been used in a power semiconductor integrated circuit device including a three-phase full bridge circuit, a rectifying circuit, a switching regulator, a high-side switching circuit, and a low-side switching circuit. In the power semiconductor integrated circuit device, a potential difference between two diffused layers becomes about several hundreds volts or more by application of the high voltage.

Fig. 8 shows an example where a voltage is applied across the two diffused layers. An N+-type diffused layer 102 and a P+-type diffused layer 103 are formed in an N--type semiconductor substrate 101 to provide a lateral diode. An insulating film 104 is formed on the substrate surface, and first and second wiring layers 105 and 106 are provided on the diffused layers 102 and 103, respectively. In this case, when a voltage is applied such that the first diffused layer 102 becomes a high voltage with respect to the second diffused layer 103, an electric field of the substrate 101 between the diffused layers 102 and 103 is uniformly distributed, thereby providing equipotential lines 107 (dotted line) having equal intervals. In this case, a breakdown voltage is determined by a point exceeding the critical potential density (avalanche breakdown) of silicon.

However, since a large number of wiring layers are required for the power semiconductor integrated circuit device, a part of them must pass through semiconductor regions having different potentials. Fig. 9A shows a case where the first wiring layer 105 extending from the first diffused layer 102 passes through the second diffused layer 103 having a potential difference of about several hundreds volts or more. When a reverse bias voltage is applied between the first and second diffused layers 102 and 103, the electric field is concentrated at a portion surrounded by a circle (electric fi ld concentration portion 108) where the second diffused layer 103 is crossed by the first wining layer 105, as indicated by the equipotential lines 107. As shown in Fig. 9B, the potential of the semiconductor substrate 101 is abruptly changed near the second diffused layer 103, i.e., at a portion where the electric field is concentrated. When the lectric field concentration density exceeds a critical point of the breakdown voltage of the semiconductor substrate 101, br akdown occurs due to th concentration of th lectric field. Therefore, a desired breakdown voltage cannot be obtained.

Referring to Fig. 10, there will be described a semiconductor device that includes a P+-type diffused lay r 122 and an N+-type diffused lay r 123 formed in an N⁻-type semiconductor substrate 121, an insulating film 124 formed on the substrate surface, and a wiring layer 125 xtending from th first diffused layer 122 and passing through the second diffused layer 123. A voltage is applied to the semiconductor device such that a potential difference between the first and second diffused layers 122 and 123 is several hundreds volts or more and the first diffused layer 122 becomes a low voltage with respect to the second diffused layer 123. In this case, equipotential lines 107 are concentrated to the N-N+ interface (a portion indicated by a circle 108), thereby causing the breakdown.

At any rate, as shown in Figs. 9A and 10, when a wiring layer passes through a diffused layer having a different potential, an electric field is concentrated to the portion, thereby reducing the breakdown voltage. For this reason, the following techniques have been proposed for increasing the breakdown voltage.

One of the techniques is that thickness of the insulating film 104 under the wiring layer 105 is increased as shown in Fig. 11. The electric field in the insulating film 104 is then easily relieved to reduce the concentration of the electric field in the semiconductor substrate 101. This technique can be applied to the process steps in making the semiconductor device without using new materials. However, the lateral type high breakdown voltage devices are generally used for integrated circuits, and are often provided in the same semiconductor substrate together with signal processing circuits having a low breakdown voltage and a small size. As shown in Fig. 11, if the insulating layer is thick, a contact hole formed in the insulating layer must be tapered. Therefore, a margin for taper processing is required in proportion to the thickness of the insulating layer. Consequently, the increase in thickness of the insulating layer will increase, e.g., the size of the signal processing circuits, thereby reducing the integration density of the overall integrated circuit device.

Another technique will be described below with reference to Fig. 12. A resistor, formed of semi-insulating polysilicon (to be referred to as SIPOS hereinafter) 109, having a high resistance, is formed in the insulating film 104 under the wining layer 105. Both ends of the SIPOS 109 are connected to the first and second diffused layers 102 and 103, respectively, and are k pt at the lectric potential thereof. Th SIPOS 109 is a resistor having a high resistance, and the lectric potential is uniformly distributed by the potential difference between both nds of the SIPOS 109. As indicated by

20

25

40

45

50

55

th equipotential lines 107, the electric field is almost uniformly distributed in the semiconductor substrate 101 under the SIPOS 109. Therefore, the breakdown voltage can be increased to about the ideal breakdown voltage of the substrate. How ver, since the semi-insulating polysilicon is not normally used for the semiconductor divice, the number of process steps is increased to increase the cost.

Still another technique will be described below with reference to Figs. 13A and 13B. As shown in Fig. 13A, floating potential polysilicon layers 110 are fragmentarily arranged in the insulating film 104 under the wining layer 105. As shown in Fig. 13B, the floating potential polysilicon layers 110 are parallelly arranged in the form of strips under the wiring layer 105. Each of the floating potential polysilicon layers 110 serves as a field plate, and the potential of each of the floating potential polysilicon layers 110 is fixed to a predetermined potential due to the influence of a leakage electric field from a semiconductor substrate 101. Therefore, the electric field is not concentrated and is uniformly distributed under the floating potential polysilicon layers 110, thereby obtaining an electric field distribution indicated by equipotential lines 107 in Fig. 13A.

According to the technique, the cost is not increased because the integration density is not decreased and new materials are not used. However, the potential of each of the field plates is affected by the arrangement and shape of the field plates, the impurity concentration of the semiconductor substrate, the applied voltage, and the like. For this reason, the field plates must be optimally designed by using a computer in advance. A satisfactory effect cannot be obtained without the optimal design. Even if the field plates are optimally designed at a certain potential, the potential variation makes it very difficult to perform the optimal design under all the conditions. Therefore, difficulties in the design of the field plates are given as problems.

As described above, when a high-voltage wiring layer passes through a diffused layer having a potential difference of several hundreds volts or more, an electric field is concentrated to cause a breakdown. Therefore, a predetermined breakdown voltage cannot be obtained.

It is, therefore, an object of the present invention to provide an improved power semiconductor integrated circuit device having a wiring layer kept at an electric potential different from that of an element region.

It is another object of the present invention to provide a power semiconductor integrated circuit device without deteriorating a breakdown voltage of a junction. It is still another object of the present invention to provide a power semiconductor integrated circuit device without being affected by an impurity concentration of a semiconductor substrat and an applied voltage.

According to on aspect of the present inv ntion, there is provided a power semiconductor integrated circuit device, which comprises a semiconductor substrate of a first conductivity type, a first semiconductor region of a second conductivity type provided in the semiconductor substrate, a second semiconductor region of the first conductivity type provided in the semiconductor substrate to be spaced apart from the first semiconductor region, an insulating film provided over the semiconductor substrate, a wiring layer provided on the insulating film to be connected to one of the first and second semiconductor regions and to pass through the other of the first and second semiconductor regions, and a film resistor buried in the insulating film to be connected between the first and second semiconductor regions, and further being disposed to be crossed by the wining layer at least once.

The novel and distinctive features of the invention are set forth in the claims appended to the present application. The invention itself, however, together with further objects and advantages thereof may best be understood by reference to the following description and accompanying drawings in which:

Fig. 1A is a plan view showing a lateral diode having a high voltage wiring layer and a resistor for protecting a junction according to a first embodiment of the present invention;

Fig. 1B is a sectional view showing the lateral diode along a line IB - IB in Fig. 1A;

Fig. 1C is a sectional view showing the lateral diode along a line IC - IC in Fig. 1A;

Fig. 1D is a graph showing an electric potential distribution of the resistor in Fig. 1B;

Fig. 2A is a plan view showing a lateral diode having a high voltage wiring layer and a resistor for protecting a junction according to a second embodiment of the present invention;

Fig. 2B is a sectional view showing the lateral diode along a line IIB - IIB in Fig. 2A;

Fig. 3A is a plan view showing a lateral diode having a high voltage wiring layer and a resistor constituted by a plurality of diodes for protecting a junction according to a third embodiment of the present invention:

Fig. 3B is a view schematically showing the resistor provided by a plurality of diodes in Fig. 3A:

Fig. 4A is a sectional view showing a lateral double-diffusion MOS FET (DMOS FET) having a high voltage wining layer according to a fourth

15

20

25

50

mbodiment of th present invention;

Fig. 4B is a sectional view schematically showing the lateral double-diffusion MOS FET (DMOS FET) except the high voltage wiring layer in Fig. 4A;

Fig. 5 is a sectional vi w schematically showing a lateral NPN bipolar transistor xcept th high voltage wiring layer according to a fifth embodiment of the present invention;

Fig. 6 is a sectional view schematically showing a lateral IGBT except the high voltage wiring layer according to a sixth embodiment of the present invention;

Fig. 7A is a sectional view showing a lateral diode having a high voltage wiring layer and a resistor for protecting a junction according to a seventh embodiment of the present invention;

Fig. 7B is a graph showing an electric potential distribution of the resistor in Fig. 7A;

Fig. 8 is a sectional view showing a conventional lateral diode when a voltage is applied between two diffused layers;

Fig. 9A is a sectional view showing an electric field distribution when a wiring layer formed on one of the diffused layers passes through the other of the diffused layers in Fig. 8;

Fig. 9B is a graph showing an electric potential distribution of the semiconductor substrate in Fig. 9A;

Fig. 10 is a sectional view showing an electric field distribution when a voltage is applied between two diffused layers to a reverse direction in Fig. 9A;

Fig. 11 is a sectional view showing a sectional view showing an electric field distribution when the thickness of an insulating layer under a wiring layer is increased;

Fig. 12 is a sectional view showing a conventional breakdown protection structure, and illustrating an electric field distribution when a field plate of semi-insulating polysilicon is used;

Fig. 13A is a sectional view showing another conventional breakdown protection structure, and illustrating an electric field distribution when field plates of floating potential semi-insulating polysilicon are used; and

Fig. 13B is a plan view showing the field plates of floating potential semi-insulating polysilicon in Fig. 13A.

Embodiments of the present invention will be described below with reference to the accompanying drawings. The same reference numerals denote the same parts throughout the drawings.

The first embodiment will be described below with r ference to Figs. 1A to 1D. As shown in Fig. 1B, a semiconductor device according to the present invention is a lateral diode having a pn junction, and includes an N+-type diffused layer 12

and a P+-type diffused layer 13 formed in an N--type semiconductor substrat 11, an insulating film 14 provided over the substrate surface, a first wiring layer 15 connected to the first diffused layer 12 and passing through the second diffused layer 13, a second wiring layer 16 connected to the second diffused layer 13, and a resistor 17 of polysilicon arranged in the insulating film 14 to be crossed by the first wiring layer 15 and connected between the first and second diffused layers 12 and 13.

As is apparent from Fig. 1A, the resistor 17 is continuously formed to be crossed by the first wining layer 15 at least once, e.g., 8 times. As shown in Fig. 1B (the section along a line IB - IB), the resistor 17 is provided to have a zigzag or corrugated structure just under the first wining layer 15. As shown in Fig. 1C (the section along a line IC - IC), one end of the resistor 17 is connected to the first wining layer 15 at a first contact portion 18, while the other end of the resistor 17 is connected to the second wining layer 16 at a second contact portion 19. Both ends of the resistor 17 are connected between the first and second diffused layers 12 and 13.

When a reverse voltage is applied between the first and second diffused layers 12 and 13, the resistor 17 exhibits a potential gradient as shown in Fig. 1D. The portions of the resistor 17 under the first wining layer 15 have predetermined potentials, respectively, and the potential of the resistor 17 is gradually decreased from the first diffused layer 12, kept at a high potential, to the second diffused layer 13 kept at a low potential. That is, since both ends of the resistor 17 are set at the potentials of the first and second diffused layers 12 and 13, respectively, each portion of the resistor 17 is fixed to a predetermined potential, corresponding to a distance from the diffused layer 12 or 13. Therefore, the concentration of the electric field, which occurs when the first wiring layer 15 passes through the second diffused layer 13, can be avoid-

In this case, a small leakage current may flow through the resistor 17 because the resistor 17 is connected between the first and second diffused layers 12 and 13. However, since the resistor 17 is formed to be bent many times in the embodiment to obtain a sufficient length, the leakage current can be suppressed to be small.

The second embodiment of the present invention will be described below with reference to Figs. 2A and 2B. Only different portions from the first embodiment will be described. As shown in Fig. 2A, the first diffused layer 12 is arranged inside the resistor 17, while the second diffused layer 13 is arranged outside the resistor 17, and the resistor 17 is provided to surround the first diffused layer 12 and to have a swirl-shaped structure. Both ends

20

25

30

45

50

of the resistor 17 are fixed to the potentials of the first and second diffused layers 12 and 13 at first and second contact portions 18 and 19, respectiv ly. In the drawings, reference numeral 21 denotes a contact lay r for connecting the first diffused layer 12 to the resistor 17. As shown in Fig. 2B, the portions of the resistor 17 und r the first wining layer 15 are spaced apart from one another.

Since the resistor 17 has the swirl-shaped structure, the total length thereof can be increased, thereby reducing the leakage current. In addition, even if the first wiring layer 15 extends in any direction, the same advantages described above can be obtained because the resistor 17 is provided to surround the first diffused layer 12.

In either first and second embodiments, the width of the resistor cannot be decreased to a limit value or less in consideration of the design and process. Therefore, it is necessary to increase the length of the resistor as long as possible in order to increase the resistance.

The third embodiment of the present invention will be described below with reference to Figs. 3A and 3B. In the embodiment, as shown in Fig. 3A, a resistor 17a, formed of polysilicon, having diodes connected in series is used as a resistor. As shown in Fig. 3B, diodes 30 included in the resistor 17a are obtained by alternately connecting P-type regions 31 and N-type regions 32 in series, and the diodes (30a, 30b, 30a,...) are alternately connected in forward and reverse directions.

With the above structure, only a small leakage current flows through reverse-biased diodes. This leakage current is generally made small by a few order as compared with a current flowing through a resistor formed by the same impurity concentration when the same voltage is applied thereto. Therefore, the leakage current can be greatly reduced as compared with the resistor consisting of only polysilicon. However, when a voltage applied to each of the reverse-biased diodes exceeds the breakdown voltage of the corresponding diode, an excessive current may flow through the diode. For this reason, an appropriate number of diodes must be connected in series to divide the voltage. For example, when a resistor having a breakdown voltage of 500V is used, 100 or more diodes having an anti-series connection may be required if the breakdown voltage of one diode is 5V.

The length of the resistor of the third embodiment can be made shorter than that of the resistor including no diodes because of the high resistance. Therefore, the resistor of the third embodiment is effective when a space for locating the resistor cannot be provided due a small chip size.

Th fourth mbodiment of th present invention applied to a lateral MOSFET (lateral DMOS FET) will be described below with reference to

Figs. 4A and 4B. As shown in Fig. 4A, an N+-type third diffused layer 41 serving as a source region is provided in the second diffused lay r 13, and an outer portion 17' of th r sistor 17 is used as a gat lectrod . The thickness of the insulating film 14 under the resistor portion 17' is thinn r than that of the insulating film 14 under other resistor portions. A potential of about several V is applied to the gate electrode with respect to the potential of the source electrode and the second diffused layer. In the embodiment, one end of the resistor 17 is set at the potential of the first diffused layer 12, and the other end is set at the potential (e.g., a gate potential) close to a potential of the second diffused layer 13 or third diffused layer 41. The resistor 17' serving as the gate electrode has a potential difference of approximately several V with respect to the second diffused layer 13 kept at a low potential, and has a potential difference of several hundreds V or more with respect to the first diffused layer 12. Therefore, the resistor 17 functions as the gate electrode, and relieves the concentration of the electric field in the semiconductor substrate at the same time.

As shown in Fig. 4B, the first diffused layer 12, the resistor 17' and the third diffused layer 41 are connected to the drain electrode (D), the gate electrode (G) and the source electrode (S), respectively. Fig. 4B shows schematically the semiconductor device in Fig. 4A, and the insulating film 14, the resistor 17, and the first wining layer 15 are omitted.

The fifth embodiment of the present invention applied to an NPN bipolar transistor will be described below with reference to Fig. 5. Since the basic structure is similar to the fourth embodiment, Fig. 5 is schematically shown as in Fig. 4B, and the high voltage wining layer 15 and the resistor 17 are omitted. The first diffused layer 12, the second diffused layer 13 and the third diffused layer 41 are connected to the collector electrode (C), the base electrode (B), and the emitter electrode (E), respectively. In this case, one end of the resistor (not shown) is connected to the collector electrode (C). and the other end is connected to the base or emitter region. The outermost portion (corresponding to the resistor portion 17' in Fig. 4) of the resistor may be formed as in the first to third embodiments, or the insulating film under the outermost portion may be formed to have a thin thickness.

The sixth embodiment of the present invention applied to an IGBT will be described below with reference to Fig. 6. Fig. 6 is schematically shown as in Fig. 5. A P+-type diffused lay r 61, the resistor 17' and the third diffused layer 41 are connected to the collector lectrode (C), the gat electrode (G) and the mitter electrod (E), respec-

20

25

30

45

50

tively. At this time, on nd of a resistor 17 (not shown) is connected to the collector electrod (C), and th other nd is connected to th gate lectrode (G) or th emitter lectrode (E).

The seventh embodiment of the present invention will be described below. As shown in Fig. 7A, a semiconductor device includes a P+-type first diffused layer 72 and an N+-type second diffused layer 73, which are formed in an N-type semiconductor substrate 71 to provide a lateral diode, an insulating film 74 formed on the substrate surface, a first wining layer 75 connected to the first diffused layer 72 to pass through the second diffused layer 73, and a resistor 77 of polysilicon formed in the insulating film 74 to be crossed by the first wining layer 75. In this case, as in the first embodiment, the resistor 77 is continuously formed to be crossed by the first wiring layer 75 at least once, e.g., 8 times, and both ends of the resistor 77 are set to the potentials of the first and second diffused layers 72 and 73, respectively. When a voltage is applied such that the first diffused layer 72 and the second diffused layer 73 become low and high voltages, respectively, the potential of the resistor 77 is gradually increased from the first diffused layer 72 of the low potential to the second diffused layer 73 of the high potential as shown in Fig. 7B. Therefore, the semiconductor substrate 71 is shielded from the first wining layer 75 by the resistor 77. Accordingly, the concentration of the electric field, which occurs at the interface between the semiconductor substrate 71 and the second diffused layer 73 when the first wiring layer 75 passes through the second diffused layer 73 having the potential different from that of the first wining layer 75, can be avoided.

The modification of the first embodiment has been described above with reference to Fig. 7. However, it is apparent that the technical concept of the seventh embodiment is applicable to another embodiments. That is, the resistor according to the present invention can be applied to any structures where a wiring layer passes through a diffused layer having a potential different from that of the wiring layer.

According to the present invention, since both ends of the resistor are set at the potentials of the diffused layers, respectively, each portion of the resistor is fixed to a predetermined potential, corresponding to the distance from both ends of the resistor. Therefore, the PN junction or interface formed in the semiconductor substrate can be advantageously shielded from the high voltage wining layer. That is, since the electric field is uniformly distributed in the semiconductor substrate und r th resistor, the breakdown voltage of the semiconductor element can be increased without concentrating th electric field ven if the high voltage

wiring layer passes through the diffused layer. In addition, the resistor can not be affected by impurity ions in the insulating film because the potentials of the resistor are not fixed by the leaked electric field from the semiconductor substrate, but are fixed by the diffused layers. A complex optimized design is not required in forming the resistor. When the resistor is formed by not only polysilicon but also a plurality of diodes, the resistance of the resistor can be greatly increased.

It is further understood by those killed in the art that the foregoing description is only of the preferred embodiments and that various changes and modifications may be made in the invention without departing from the spirit and scope thereof.

Claims

1. A power semiconductor integrated circuit device comprising a semiconductor substrate (11) of a first conductivity type, a first semiconductor region (12) of the first conductivity type provided in the semiconductor substrate (11), a second semiconductor region (13) of a second conductivity type provided in the semiconductor substrate (11) to be spaced apart from the first semiconductor region (12), an insulating film (14) provided over the semiconductor substrate (11), a wiring layer (15) provided on the insulating film (14) to be connected to one of the first and second semiconductor regions (12, 13) and to pass through the other of the first and second semiconductor regions (12, 13), and a film resistor (17) formed in the insulating film (14) so as to be connected between the first and second semiconductor regions (12, 13).

characterized in that the film resistor (17) is disposed above the semiconductor substrate (11) to be crossed by the wiring layer (15) at least once.

The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) has a length enough to reduce a leakage current flowing therethrough.

 The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) has a corrugated structure.

The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) is disposed abov th semiconductor substrate (11) to overlap the first and second semicon-

20

30

50

ductor regions (12, 13).

5. The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) is zigzag crossed by the wining layer (15).

6. The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) is a swirl-shaped structure.

7. The power semiconductor integrated circuit device according to claim 1,

characterized in that the film resistor (17) is comprised of a plurality of diodes (30a, 30b) composed of polysilicon.

 The power semiconductor integrated circuit device according to claim 7.

characterized in that the plurality of diodes (30a, 30b) is connected to series with one another to have an anti-series connection.

The power semiconductor integrated circuit device according to claim 1,

characterized in that the second semiconductor region (13) is provided in the semiconductor substrate (11) to surround the first semiconductor region (12).

10. The power semiconductor integrated circuit device according to claim 1,

characterized in that the first semiconductor region (12) operates as a cathode of a lateral diode.

 The power semiconductor integrated circuit device according to claim 10,

characterized in that a high voltage is applied to the first semiconductor region (12).

- 12. The power semiconductor integrated circuit device according to claim 1 further includes a third semiconductor region (41) of the first conductivity type provided in the second semiconductor region (13).
- 13. The power semiconductor integrated circuit device according to claim 12,

characterized in that the third semiconductor region (41) operates as a source region of a DMOS FET.

14. The power semiconductor integrated circuit device according to claim 13,

characterized in that a part (17') of th film resistor (17) that ov rlaps both the semicon-

ductor substrate (11) and the third semiconductor region (41) operates as a gate of th DMOS FET.

15. The power semiconductor integrated circuit d vice according to claim 12,


characterized in that the third semiconductor region (41) operates as an emitter region of a lateral bipolar transistor, and wherein the first semiconductor region (12) operates as a collector region thereof.


The power semiconductor integrated circuit device according to claim 1,


characterized in that the first semiconductor region (12) has a second conductivity type.


 The power semiconductor integrated circuit device according to claim 16,


characterized in that the first semiconductor region (12) operates as a collector of a lateral IGBT.

























F 1 G. 4B
































F 1 G. 13 B

EPO FORM 1903 CLAZ (POSCI)

EP 93 11 0092

		SIDERED TO BE RELEVA	NT	
Category	Citation of document wit of relevant	indication, where appropriate, passages	Relevant to chain	CLASSIFICATION OF THE APPLICATION (Int. CL5)
X	US-A-4 157 563 (C.	A. BOSSELAAR)	1,2,6, 9-12,15	H01L29/06
Y	* column 6, line 3 figures 3,4 *	36 - column 8, line 13;	5,7,8	
١	* column 10, line	8-11 *	13,14, 16,17	
(WO-A-8 503 167 (A) * figure 1 *	т)	1,3,4	
	EP-A-0 077 072 (H) * claims 1-3 *	TACHI)	5	
,	EP-A-0 190 423 (TO * figure 11 *	SHIBA)	7,8	
•	US-A-5 086 332 (A. * figure 28 *	NAKAGAWA ET AL.)	4	
l		y		
				TECHNICAL PELLOS SEARCHED (Int. CL5)
				H01L
1				
	•			
ŀ				
ł				
			1	
	The present search report has			
	Place of search ERLIN	O1 SEPTEMBER 1993		JUHL A.
X : partic Y : partic docum	ATEGORY OF CITED DOCUME calarly relevant if taken alone mixely relevant if combined with an east of the same category ological background	E : entier patent di	icument, but publis fate in the application	
: 200 T	witten disclosure rediste document	å : member of the :	same patent family,	corresponding